

# PHD101NQ03LT

N-channel TrenchMOS logic level FET

Rev. 03 — 6 December 2005

Product data sheet

## 1. Product profile

### 1.1 General description

Logic level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology.

### 1.2 Features

- Logic level threshold
- Low on-state resistance
- Low gate charge

### 1.3 Applications

- Optimized as a control FET in DC-to-DC converters

### 1.4 Quick reference data

- $V_{DS} \leq 30$  V
- $I_D \leq 75$  A
- $R_{DSon} \leq 5.5$  m $\Omega$
- $P_{tot} \leq 166$  W

## 2. Pinning information

Table 1: Pinning

Pin	Description	Simplified outline	Symbol
1	gate (G)	<p>SOT428 (DPAK)</p>	
2	drain (D) <sup>[1]</sup>		
3	source (S)		
mb	mounting base; connected to drain		

[1] It is not possible to make a connection to pin 2.

### 3. Ordering information

**Table 2: Ordering information**


Type number	Package		Version
	Name	Description	
PHD101NQ03LT	DPAK	plastic single-ended surface mounted package; 3 leads (one lead cropped)	SOT428

### 4. Limiting values

**Table 3: Limiting values**


In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{DS}$	drain-source voltage	$25\text{ °C} \leq T_j \leq 175\text{ °C}$	-	30	V
$V_{DGR}$	drain-gate voltage (DC)	$25\text{ °C} \leq T_j \leq 175\text{ °C}$ ; $R_{GS} = 20\text{ k}\Omega$	-	30	V
$V_{GS}$	gate-source voltage		-	$\pm 20$	V
$V_{GSM}$	peak gate-source voltage	$t_p \leq 50\text{ }\mu\text{s}$ ; pulsed; duty cycle = 25 %	-	$\pm 25$	V
$I_D$	drain current	$T_{mb} = 25\text{ °C}$ ; $V_{GS} = 10\text{ V}$ ; see <a href="#">Figure 2</a> and <a href="#">3</a>	-	75	A
		$T_{mb} = 100\text{ °C}$ ; $V_{GS} = 10\text{ V}$ ; see <a href="#">Figure 2</a>	-	75	A
$I_{DM}$	peak drain current	$T_{mb} = 25\text{ °C}$ ; pulsed; $t_p \leq 10\text{ }\mu\text{s}$ ; see <a href="#">Figure 3</a>	-	240	A
$P_{tot}$	total power dissipation	$T_{mb} = 25\text{ °C}$ ; see <a href="#">Figure 1</a>	-	166	W
$T_{stg}$	storage temperature		-55	+175	°C
$T_j$	junction temperature		-55	+175	°C
<b>Source-drain diode</b>					
$I_S$	source current	$T_{mb} = 25\text{ °C}$	-	75	A
$I_{SM}$	peak source current	$T_{mb} = 25\text{ °C}$ ; pulsed; $t_p \leq 10\text{ }\mu\text{s}$	-	240	A
<b>Avalanche ruggedness</b>					
$E_{DS(AL)S}$	non-repetitive drain-source avalanche energy	unclamped inductive load; $I_D = 43\text{ A}$ ; $t_p = 0.19\text{ ms}$ ; $V_{DS} \leq 15\text{ V}$ ; $R_{GS} = 50\text{ }\Omega$ ; $V_{GS} = 10\text{ V}$ ; starting at $T_j = 25\text{ °C}$	-	185	mJ




$$P_{der} = \frac{P_{tot}}{P_{tot(25^\circ C)}} \times 100\%$$

Fig 1. Normalized total power dissipation as a function of mounting base temperature



$$I_{der} = \frac{I_D}{I_{D(25^\circ C)}} \times 100\%$$

Fig 2. Normalized continuous drain current as a function of mounting base temperature



$T_{mb} = 25^\circ C$ ;  $I_{DM}$  is single pulse;  $V_{GS} = 10 V$

Fig 3. Safe operating area; continuous and peak drain currents as a function of drain-source voltage

## 5. Thermal characteristics

Table 4: Thermal characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit	
$R_{th(j-mb)}$	thermal resistance from junction to mounting base	see <a href="#">Figure 4</a>	-	-	0.9	K/W	
$R_{th(j-a)}$	thermal resistance from junction to ambient						
		SOT428	minimum footprint	[1] -	75	-	K/W
			SOT404 minimum footprint	[1] -	50	-	K/W

[1] Mounted on a printed-circuit board; vertical in still air.





Fig 4. Transient thermal impedance from junction to mounting base as a function of pulse duration

## 6. Characteristics


**Table 5: Characteristics**
*T<sub>j</sub> = 25 °C unless otherwise specified.*

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Static characteristics</b>						
V <sub>(BR)DSS</sub>	drain-source breakdown voltage	I <sub>D</sub> = 250 μA; V <sub>GS</sub> = 0 V				
		T <sub>j</sub> = 25 °C	30	-	-	V
		T <sub>j</sub> = -55 °C	27	-	-	V
V <sub>GS(th)</sub>	gate-source threshold voltage	I <sub>D</sub> = 1 mA; V <sub>DS</sub> = V <sub>GS</sub> ; see <a href="#">Figure 9</a> and <a href="#">10</a>				
		T <sub>j</sub> = 25 °C	1	1.9	2.5	V
		T <sub>j</sub> = 175 °C	0.6	-	-	V
		T <sub>j</sub> = -55 °C	-	-	2.9	V
I <sub>DSS</sub>	drain leakage current	V <sub>DS</sub> = 30 V; V <sub>GS</sub> = 0 V				
		T <sub>j</sub> = 25 °C	-	0.05	1	μA
		T <sub>j</sub> = 175 °C	-	-	500	μA
I <sub>GSS</sub>	gate leakage current	V <sub>GS</sub> = ±20 V; V <sub>DS</sub> = 0 V	-	10	100	nA
R <sub>DS(on)</sub>	drain-source on-state resistance	V <sub>GS</sub> = 5 V; I <sub>D</sub> = 25 A; see <a href="#">Figure 6</a> and <a href="#">8</a>				
		T <sub>j</sub> = 25 °C	-	5.8	7.5	mΩ
		T <sub>j</sub> = 175 °C	-	10.5	13.5	mΩ
		V <sub>GS</sub> = 10 V; I <sub>D</sub> = 25 A; see <a href="#">Figure 6</a> and <a href="#">8</a>	-	4.5	5.5	mΩ
<b>Dynamic characteristics</b>						
Q <sub>G(tot)</sub>	total gate charge	I <sub>D</sub> = 50 A; V <sub>DS</sub> = 15 V; V <sub>GS</sub> = 5 V; see <a href="#">Figure 11</a>	-	23	-	nC
Q <sub>GS</sub>	gate-source charge		-	10.5	-	nC
Q <sub>GD</sub>	gate-drain charge		-	8	-	nC
C <sub>iss</sub>	input capacitance	V <sub>GS</sub> = 0 V; V <sub>DS</sub> = 25 V; f = 1 MHz; see <a href="#">Figure 13</a>	-	2180	-	pF
C <sub>oss</sub>	output capacitance		-	600	-	pF
C <sub>rss</sub>	reverse transfer capacitance		-	225	-	pF
t <sub>d(on)</sub>	turn-on delay time	V <sub>DS</sub> = 15 V; I <sub>D</sub> = 25 A; V <sub>GS</sub> = 4.5 V; R <sub>G</sub> = 5.6 Ω	-	23	-	ns
t <sub>r</sub>	rise time		-	90	-	ns
t <sub>d(off)</sub>	turn-off delay time		-	37	-	ns
t <sub>f</sub>	fall time		-	33	-	ns
<b>Source-drain diode</b>						
V <sub>SD</sub>	source-drain voltage	I <sub>S</sub> = 25 A; V <sub>GS</sub> = 0 V; see <a href="#">Figure 12</a>	-	0.85	1.2	V
t <sub>rr</sub>	reverse recovery time	I <sub>S</sub> = 10 A; dI <sub>S</sub> /dt = -100 A/μs; V <sub>GS</sub> = 0 V	-	37	-	ns
Q <sub>r</sub>	recovered charge		-	33	-	nC




$T_j = 25\text{ }^\circ\text{C}$

Fig 5. Output characteristics: drain current as a function of drain-source voltage; typical values




$T_j = 25\text{ }^\circ\text{C}$

Fig 6. Drain-source on-state resistance as a function of drain current; typical values




$T_j = 25\text{ }^\circ\text{C}$  and  $175\text{ }^\circ\text{C}$ ;  $V_{DS} > I_D \times R_{DSon}$

Fig 7. Transfer characteristics: drain current as a function of gate-source voltage; typical values




$$a = \frac{R_{DSon}}{R_{DSon(25\text{ }^\circ\text{C})}}$$

Fig 8. Normalized drain-source on-state resistance factor as a function of junction temperature




$I_D = 1 \text{ mA}; V_{DS} = V_{GS}$

Fig 9. Gate-source threshold voltage as a function of junction temperature




$T_j = 25 \text{ °C}; V_{DS} = 5 \text{ V}$

Fig 10. Sub-threshold drain current as a function of gate-source voltage




$I_D = 50 \text{ A}; V_{DS} = 15 \text{ V}$

Fig 11. Gate-source voltage as a function of gate charge; typical values



$T_j = 25\text{ °C}$  and  $175\text{ °C}$ ;  $V_{GS} = 0\text{ V}$

**Fig 12. Source current as a function of source-drain voltage; typical values**



$V_{GS} = 0\text{ V}$ ;  $f = 1\text{ MHz}$

**Fig 13. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values**



7. Package outline

Plastic single-ended surface mounted package (DPAK); 3 leads (one lead cropped)

SOT428




Fig 14. Package outline SOT428 (DPAK)

## 8. Revision history

Table 6: Revision history

Document ID	Release date	Data sheet status	Change notice	Doc. number	Supersedes
PHD101NQ03LT_3	20051206	Product data sheet	CPCN # 200309016	-	PHB_PHD101NQ03LT-02
Modifications: <ul style="list-style-type: none"> <li>• The format of this data sheet has been redesigned to comply with the new presentation and information standard of Philips Semiconductors.</li> <li>• <a href="#">Section 6 “Characteristics”</a>: Increase maximum limit of <math>R_{DSon}</math> at 5 V.</li> <li>• PHB101NQ03LT has been withdrawn.</li> </ul>					
PHB_PHD101NQ03LT-02	20030225	Product data	-	9397 750 10929	PHB_PHD_PHP101NQ03LT-01
PHB_PHD_PHP101NQ03LT-01	20020220	Product data	-	9397 750 09307	-

## 9. Data sheet status

Level	Data sheet status <sup>[1]</sup>	Product status <sup>[2] [3]</sup>	Definition
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

[1] Please consult the most recently issued data sheet before initiating or completing a design.

[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL <http://www.semiconductors.philips.com>.

[3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

## 10. Definitions

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

**Limiting values definition** — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

## 11. Disclaimers

**Life support** — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors

## 13. Contact information

For additional information, please visit: <http://www.semiconductors.philips.com>

For sales office addresses, send an email to: [sales.addresses@www.semiconductors.philips.com](mailto:sales.addresses@www.semiconductors.philips.com)

customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

**Right to make changes** — Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

## 12. Trademarks

**Notice** — All referenced brands, product names, service names and trademarks are the property of their respective owners.

**TrenchMOS** — is a trademark of Koninklijke Philips Electronics N.V.

## 14. Contents

<b>1</b>	<b>Product profile</b> .....	<b>1</b>
1.1	General description .....	1
1.2	Features .....	1
1.3	Applications .....	1
1.4	Quick reference data .....	1
<b>2</b>	<b>Pinning information</b> .....	<b>1</b>
<b>3</b>	<b>Ordering information</b> .....	<b>2</b>
<b>4</b>	<b>Limiting values</b> .....	<b>2</b>
<b>5</b>	<b>Thermal characteristics</b> .....	<b>4</b>
<b>6</b>	<b>Characteristics</b> .....	<b>5</b>
<b>7</b>	<b>Package outline</b> .....	<b>9</b>
<b>8</b>	<b>Revision history</b> .....	<b>10</b>
<b>9</b>	<b>Data sheet status</b> .....	<b>11</b>
<b>10</b>	<b>Definitions</b> .....	<b>11</b>
<b>11</b>	<b>Disclaimers</b> .....	<b>11</b>
<b>12</b>	<b>Trademarks</b> .....	<b>11</b>
<b>13</b>	<b>Contact information</b> .....	<b>11</b>



© Koninklijke Philips Electronics N.V. 2005

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Date of release: 6 December 2005  
Document number: PHD101NQ03LT\_3

Published in The Netherlands